Cirrus-logic CS5550 User Manual Page 14

  • Download
  • Add to my manuals
  • Print
  • Page
    / 24
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 13
CS5550
14 DS630F1
pulse-low, the duration of the INT pulse will be at
least one DCLK cycle (DCLK = MCLK / K).
3.6 PCB Layout
The CS5550 should be placed entirely over an an-
alog ground plane with both the AGND and DGND
pins of the device connected to the analog plane.
Place the analog-digital plane split immediately ad-
jacent to the digital portion of the chip.
Page view 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 23 24

Comments to this Manuals

No comments