Cirrus-logic CS5361 User Manual

Browse online or download User Manual for Hardware Cirrus-logic CS5361. Cirrus Logic CS5361 User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 23
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
1
Copyright © Cirrus Logic, Inc. 2005
(All Rights Reserved)
http://www.cirrus.com
CS5361
114 dB, 192 kHz, Multi-Bit Audio A/D Converter
Features
z Advanced Multi-bit Delta-sigma Architecture
z 24-bit Conversion
z 114 dB Dynamic Range
z -105 dB THD+N
z System Sampling Rates up to 192 kHz
z 135 mW Power Consumption
z High-pass Filter and DC Offset Calibration
z Supports Logic Levels Between 5 and 2.5 V
z Differential Analog Architecture
z Overflow Detection
z Pin-compatible with the CS5381
General Description
The CS5361 is a complete analog-to-digital converter for
digital audio systems. It performs sampling, analog-to-
digital conversion, and anti-alias filtering. The CS5361
generates 24-bit values for both left and right inputs in
serial form at sample rates up to 192 kHz per channel.
The CS5361 uses a 5th-order, multi-bit, delta-sigma
modulator followed by digital filtering and decimation.
This removes the need for an external anti-alias filter.
The ADC uses a differential architecture which provides
excellent noise rejection.
The CS5361 is ideal for audio systems requiring wide dy-
namic range, negligible distortion, and low noise. These
applications include A/V receivers, DVD-R, CD-R, digital
mixing consoles, and effects processors.
ORDERING INFORMATION
CS5361-KSZ -10° to 70°C 24-pin SOIC Lead Free
CS5361-KZZ -10° to 70°C 24-pin TSSOP Lead Free
CS5361-DZZ -40° to 85°C 24-pin TSSOP Lead Free
CDB5361 Evaluation Board
Voltage Reference
Serial Output Interface
Digital
Filter
High
Pass
Filter
High
Pass
Filter
Decimation
Digital
Filter
Decimation
DAC
-
+
S/H
DAC
-
+
S/H
AINR+
SCLK
SDOUT MCLK
RST
VQ LRCK
AINR-
AINL+
AINL-
FILT+
I
2
S/LJ
M/S
HPF
MODE0
MODE1
REFGND
V
L
MDIV
LP Filter
LP Filter
∆Σ
∆Σ
OVFL
FEB ‘05
DS467F2
Page view 0
1 2 3 4 5 6 ... 22 23

Summary of Contents

Page 1 - General Description

1Copyright © Cirrus Logic, Inc. 2005(All Rights Reserved)http://www.cirrus.comCS5361114 dB, 192 kHz, Multi-Bit Audio A/D ConverterFeaturesz Advanced M

Page 2 - TABLE OF CONTENTS

CS536110 DS467F2DC ELECTRICAL CHARACTERISTICS GND = 0 V, all voltages with respect to ground. MCLK=12.288 MHz; Master Mode.Notes: 8. Power Down Mode i

Page 3 - LIST OF TABLES

CS5361DS467F2 11SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT Logic “0” = GND = 0 V; Logic “1” = VL, CL = 20 pF Parameter Symbol Min Typ Max UnitOutp

Page 4 - ABSOLUTE MAXIMUM RATINGS

CS536112 DS467F2 Figure 13. Master Mode, Left Justified SAI Figure 14. Slave Mode, Left Justified SAISCLK outputtmsl rSDOUTtsdo

Page 5 - HPF enabled

CS5361DS467F2 13Figure 18. Left Justified Serial Audio InterfaceSDATA 23 22 7 6 23 22SCLKLRCK23 225432108 7654321089 9Left Channel Right ChannelFigur

Page 6

CS536114 DS467F22.0 PIN DESCRIPTIONSRST 124FILT+M/S 223REFGNDLRCK 322VQSCLK 421AINR+MCLK 520AINR-VD 619VA GND 718GNDVL 817AINL-SDOUT 916AINL+MDIV 10 1

Page 7

CS5361DS467F2 15FILT+AINL+AINL-VD0.01µFA/D CONVERTERSCLKCS5361M/SMCLKAINR+AINR-VQ**47µF+RSTVA VL+5V1µF+5Vto 2.5 V5.1Ω1µF++ +SDOUTGNDI2S/LJLRCKGNDPower

Page 8 - 8 DS467F2

CS536116 DS467F24.0 APPLICATIONS4.1 Operational Mode/Sample Rate Range SelectThe output sample rate, Fs, can be adjusted from 2 kHz to 204 kHz. The CS

Page 9 - DS467F2 9

CS5361DS467F2 174.2.2 Master ModeIn Master mode, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from themas

Page 10 - THERMAL CHARACTERISTICS

CS536118 DS467F24.3 Power-up SequenceReliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and config-

Page 11

CS5361DS467F2 194.5 High-pass Filter and DC Offset CalibrationThe operational amplifiers in the input circuitry driving the CS5361 may generate a sma

Page 12 -

CS53612 DS467F2TABLE OF CONTENTS1.0 CHARACTERISTICS AND SPECIFICATIONS ... 4Speci

Page 13 - DS467F2 13

CS536120 DS467F25.0 PARAMETER DEFINITIONSDynamic RangeThe ratio of the rms value of the signal to the rms sum of all other spectral components over th

Page 14 - 2.0 PIN DESCRIPTIONS

CS5361DS467F2 216.0 PACKAGE DIMENSIONS INCHES MILLIMETERSDIM MIN MAX MIN MAXA 0.093 0.104 2.35 2.65A1 0.004 0.012 0.10 0.30B 0.013 0.020 0.33 0.51C

Page 15 - DS467F2 15

CS536122 DS467F2Notes: 1.“D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measur

Page 16 - 4.0 APPLICATIONS

CS5361DS467F2 237.0 REVISION HISTORYRelease Date ChangesPP3 Mar 2003 Preliminary datasheet.PP4 Sept 2004 Include lead-free device ordering info.F1 Jan

Page 17 - 4.2.2 Master Mode

CS5361DS467F2 3LIST OF FIGURESFigure 1. Single Speed Mode Stopband Rejection ... 8Figure 2. Single S

Page 18 - 4.4 Analog Connections

CS53614 DS467F21.0 CHARACTERISTICS AND SPECIFICATIONSAll Min/Max characteristics and specifications are guaranteed over the specified operating condit

Page 19 - 4.6.1 OVFL Output Timing

CS5361DS467F2 5ANALOG CHARACTERISTICS (CS5361-KSZ/KZZ) Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measureme

Page 20 - 5.0 PARAMETER DEFINITIONS

CS53616 DS467F2ANALOG CHARACTERISTICS (CS5361-DZZ) Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement b

Page 21 - 6.0 PACKAGE DIMENSIONS

CS5361DS467F2 7DIGITAL FILTER CHARACTERISTICS Notes: 6. The filter frequency response scales precisely with Fs.7. Response shown is for Fs e

Page 22

CS53618 DS467F2 Figure 1. Single Speed Mode Stopband Rejection Figure 2. Single Speed Mode Transition Band-140-130-120-110-100-90-80-70-6

Page 23 - 7.0 REVISION HISTORY

CS5361DS467F2 9 Figure 7. Double Speed Mode Transition Band (Detail) Figure 8. Double Speed Mode Passband Ripple -10-9-8-7-6-5-4-3-2-1

Comments to this Manuals

No comments